



29(2): 1-15, 2018; Article no.CJAST.43728 ISSN: 2457-1024 (Past name: British Journal of Applied Science & Technology, Past ISSN: 2231-0843, NLM ID: 101664541)

A Comparison of the Methods of Boolean-Equation Solving and Input-Domain Constraining for Handling Type-2 Problems of Digital Circuit Design

Ali Muhammad Ali Rushdi^{1*} and Waleed Ahmad¹

¹Department of Electrical and Computer Engineering, King Abdulaziz University, P.O.Box 80204, Jeddah 21589, Saudi Arabia.

Authors' contributions

This work was carried out in collaboration between the two authors. Author AMAR initiated and designed the study, performed the detailed mathematical analysis, solved the examples and wrote the first draft of the manuscript. Author WA managed the literature search and drew the figures. Both authors read and approved the final manuscript.

Article Information

DOI: 10.9734/CJAST/2018/43728 <u>Editor(s):</u> (1) Dr. Xu Jianhua, Professor, Department of Geography, East China Normal University, China. <u>Reviewers:</u> (1) R. Rohith Krishnan, MG University, India. (2) Snehadri B. Ota, Institute of Physics Bhubaneswar, India. (3) N. Arumugam, Anna University, India. Complete Peer review History: <u>http://www.sciencedomain.org/review-history/26341</u>

Original Research Article

Received 14 June 2018 Accepted 03 September 2018 Published 22 September 2018

ABSTRACT

With the advent of digital computers, several prominent problems of digital circuit design emerged. A particular class of these problems, (called Type-2 problems) can be divided into two subclasses depending on whether an honest translator is possible or a sneaky translator is warranted. The case of an honest translator is simply an inverse problem of logic in which knowledge of the vectorial function Z(X) is utilised to produce its inverse vectorial function X(Z). Though an old method of solving type-2 problems was known almost half a century ago, two modern methods are now possible, namely the method of Boolean-equation solving and the method of input-domain constraining. The purpose of this paper is to expose and illustrate these two novel methods, with a stress on comparing them together and demonstrating their superiority to (as well as agreement with) the old conventional method. This purpose is achieved by way of three typical classical

^{*}Corresponding author: E-mail: arushdi@kau.edu.sa, arushdi@yahoo.com, arushdi@ieee.org, alirushdi@gmail.com;

examples for which conventional solutions are somewhat tedious and cumbersome, while modern solutions are simple and insightful. Throughout these examples, the Karnaugh map is effectively utilised, either in its conventional version or in its variable-entered version. The Boolean-equation-solving method seems to involve certain unwarranted steps that might be possibly skipped. However, its utility can be extended beyond type-2 problems.

Keywords: 'Big' Boolean algebras; digital circuit design; honest and sneaky translators; type-2 problems.

1. INTRODUCTION

A classical problem of digital circuit design can be described by the general layout of Fig. 1. Various variants or special cases of this layout appeared on early scholarly work on the subject, including the pioneering contributions of Ledley [1,2], Bell [3], and Brown [4]. Fig. 1 shows a combinational logic circuit C that is comprised of two subnetworks A and B, while the final output can be viewed as output s(Y, Z) or (s(X, Y, Z)) of network B or output t(X, Y) of network C. If the shaded path in Fig. 1 can be omitted, network B is called an 'honest translator' [4], while if it is needed (or used), this network is called a 'sneaky translator' [4]. Based on Fig. 1, three 'elementary problems of digital circuit design' are proposed [1-5], which are

Type-1 problem: Given z(X) and s(X, Y, Z), find t(X, Y).

Type-2 problem: Given z(X) and t(X,Y) find s(Y,Z) if an honest translator is possible; otherwise find s(X,Y,Z) for a sneaky translator.

Type-3 problem: Given s(Y, Z) or s(X, Y, Z) as well as t(X, Y), find z(X).

The type-1 problem is solved trivially by direct substitution and does not warrant further attention. The type-2 problem was handled by Ledley [1,2], Bell [3], and Brown [4]. It has been also treated much more recently (*via* modern techniques) by Rushdi [5], and will be revised further herein. The type-3 problem has been treated by Ledley [1,2] and much more recently (*via* modern techniques) by Rushdi and Ahmad [6].

We now address the probably intriguing question: Why should we bother revisit a problem that was really hot as back as half a century ago. The answer is that new computational methods associated with useful conceptual insight have recently been made possible through a variety of breakthrough developments made in the past few years. These include:

- 1. The development of a method to suppress certain variables *Y* in a parent equation h(X, Y, Z) = 1 so as to replace it by a simpler equation g(X, Z) = 1 that can be used to solve for *Z* in terms of *X* producing the set of solutions Z(X, Y) of the parent equation h(X, Y, Z) that are independent of *Y* [7].
- 2. The emergence of a novel method to list all the particular solutions of a 'big' Boolean equation in a very compact space, thereby allowing easy selection of a specific particular solution that enjoys certain desirable features [6,8,9].
- 3. The convenience and power of rewriting interval based conditions of the form $g_l \le g \le g_u$ as a don't-care based one $g = g_l \lor d(g_u)$ [10-14].

Utilising the aforementioned developments, this paper introduces and compares two novel techniques for handling type-2 problems of digital circuit design. These are:

- 1. A technique using solutions of 'big' Boolean equations. If an honest translator is possible, we are able to handle the inverse problem of logic by using Z(X) to obtain X(Z) and hence produce t(X,Y) =s(Z(X),Y). Otherwise, we produce a sneaky translator t(X,Z,Y). The essence of this technique is quite similar to that used for type-3 problems in [6].
- A technique that enhances the earlier one of input-domain constraining developed by Brown [4] by augmenting it by the don'tcare terminology by Reusch [9], Rushdi [5,11-13], and Rushdi and Albarakati [14]. This enhancement allows easy minimisation as well as the possibility of handling larger problems *via* the Variable-Entered Karnaugh Map (VEKM) rather than the Conventional Karnaugh Map (CKM) [5,11-14].

Details and characteristics of the two novel techniques are clarified herein via three detailed examples. Example 1 and 2 were earlier handled by Bell [3], while Example 3 was treated by Ledley [2] and Brown [4] via the conventional old method. As we proceed, we will demonstrate advantages of our two competing novel methods compared to the conventional method. These advantages include conceptual clarity, high speed, aggregation of tasks, and better control on outcomes. Such advantages do not pertain only to pedagogical issues but might also be of significant benefit to practical digital design. This introductory section is followed by Sections 2-4 which discuss the aforementioned three design examples. Section 5 discusses our findings while Section 6 concludes the paper.



Fig. 1. Layout of a general problem of digital circuit design. If the sneaky (lightly shaded) path is needed or used, the function s(Z, Y) is replaced by s(X, Z, Y)

2. A SMALL EXAMPLE CIRCUIT

This example was earlier handled by Bell [3] by the long and old conventional method, and it admits the existence of an honest translator. There are two inputs for subnetwork B (outputs for subnetwork A)

$$Z_1 = X_1 \vee \bar{X}_2,\tag{1}$$

$$Z_2 = X_1 \bar{X}_2, \tag{2}$$

and a single desirable output for the overall network C

$$t(\mathbf{X}) = \bar{X}_1 \lor X_2, \tag{3}$$

and there are no side inputs *Y* for subnetwork B. In our first novel method we obtain s(Z) by first solving an inverse problem of logic (*i.e.*, using Z(X) to derive X(Z)) and then obtaining s(Z)*via*

$$s(\mathbf{Z}) = t(\mathbf{X}(\mathbf{Z})). \tag{4}$$

The information given by Z(X) can be formulated as a single Boolean equation of the form

$$g(\mathbf{X}, \mathbf{Z}) = (Z_1 \odot (X_1 \lor \bar{X}_2)) (Z_2 \odot (X_1 \bar{X}_2)) = 1.$$
(5)

The two-valued Boolean function $g(\mathbf{X}, \mathbf{Z}): B_2^4 \rightarrow$ B2 is now viewed as a 'big' Boolean function $g(\mathbf{X}) = B_{16}^2 \rightarrow B_{16}$, where B_{16} is the free Boolean algebra $FB(Z_1, Z_2)$, so that the roles of Z_1 and Z_2 is switched from that of independent variables to that of generators of B_{16} [14-25]. The natural map for g(X) is shown in Fig. 2. Its entries are some of the 4 atoms of $B_{16} = FB(Z_1, Z_2)$ which are expressed in terms of the generators Z_1 and Z_2 . Since these generators look like "variables" (in fact, they were originally variables), the map is called a Variable-Entered-Karnaugh map (VEKM). We use the technique developed in [15-18] to construct the auxiliary function $G(\mathbf{X}, \mathbf{p})$ to be used in deriving the parametric solution of $g(\mathbf{X}) = 1$. These solutions are expressed in terms of a single arbitrary parameter $p \in B_2$ as [6,15,16,20]

$$X_1 = Z_1 Z_2 \vee Z_1 \bar{Z}_2 p \vee d(\bar{Z}_1 Z_2),$$
(6a)

$$X_2 = \bar{Z}_1 \bar{Z}_2 \vee Z_1 \bar{Z}_2 p \vee d(\bar{Z}_1 Z_2),$$
(6b)

$$\bar{X}_1 = \bar{Z}_1 \bar{Z}_2 \vee Z_1 \bar{Z}_2 \bar{p} \vee d(\bar{Z}_1 Z_2),$$
(6c)

Substitution of (6b) and (6c) in (3) and (4) results in the following expression

$$s(\mathbf{Z}) = \bar{Z}_1 \bar{Z}_2 \vee Z_1 \bar{Z}_2 \bar{p} \vee \bar{Z}_1 \bar{Z}_2 \vee Z_1 \bar{Z}_2 p \vee d(\bar{Z}_1 Z_2)$$
$$= \bar{Z}_2 \vee d(\bar{Z}_1). \tag{7}$$

in which the parameter p disappears. However, depending on whether we nullify or assert the don't-care term in (7), the following two solutions are obtained for s(Z)

$$s(\mathbf{Z}) = \bar{Z}_2,\tag{8a}$$

or

$$s(\mathbf{Z}) = \bar{Z}_2 \vee \bar{Z}_1. \tag{8b}$$

in agreement with the solution obtained in Bell [3].



Fig. 2. The natural map for g(X) in Equation (5). Each map entry is a particular minterm or atom over (Z_1, Z_2) . The polarity of Z_1 is positive over $(X_1 \lor \overline{X}_2)$, while that of Z_2 is positive over $X_1 \overline{X}_2$

	X_1]
$Z_1 \overline{Z}_2(\overline{p})$	$Z_1 Z_2(1)$	
$\vee d(\bar{Z}_1 Z_2)$	$\vee d(\bar{Z}_1 Z_2)$	
$\bar{Z}_1 \bar{Z}_2(1)$	$Z_1 \overline{Z}_2(p)$	
$\vee d(\bar{Z}_1 Z_2)$	$\vee d(\bar{Z}_1 Z_2)$	X_2

G(**X**,**p**)

Fig. 3. The auxiliary function used to derive the parametric solutions of g(X) = 1 in Section 2

Now, we employ our second novel method adapted from the input-domain constraining method of Brown [4]. Our basic information Z(X) can be cast in the equational form h(X, Z) = 0 where $h(X, Z) = \overline{g}(X, Z)$ is represented by the natural map for $h(X): B_{16}^2 \to B_{16}$ in Fig. 4. According to Brown [4], our current problem can be described by

$$\{h=0\} \Longrightarrow \{s=t\},\tag{9}$$

which has the interval solution

$$\bar{h}t \le s \le h \lor t. \tag{10}$$

We now rewrite the double-inequality (10) in the don't-care notation [11-14]

$$s = \bar{h}t \lor d(h \lor t)$$

= $\bar{h}t \lor d(h)$
= $gt \lor d(\bar{g})$. (11)

and use the maps in Figs. 2, 4, and 5 for $\bar{h} = g, h$, and t to construct the natural map for s in Fig. 6 according to (11). This map is simplified by noting that (11) indicates that $s = g \lor d(\bar{g}) = g \lor d(1)$ when t = 1, and that $s = d(\bar{g})$ when t = 1. Fig. 6 can immediately be used to produce an expression of s that is a function of both X and Z, *i.e.*, a sneaky translator, of the form

$$s(\mathbf{X}, \mathbf{Z}) = (\bar{X}_1 \bar{X}_2 \lor X_1 X_2) (Z_1 \bar{Z}_2 \lor d(1)) \lor \bar{X}_1 X_2 (\bar{Z}_1 \bar{Z}_2 \lor d(1)) \lor X_1 \bar{X}_2 d(\bar{Z}_1 \lor \bar{Z}_2).$$
(12)

However, we note that none of the four atoms of $FB(Z_1, Z_2)$ has a mixed assertion in the cells of the map of Fig. 6. In fact, each of atoms $Z_1 \overline{Z}_2$ and $\bar{Z}_1 \bar{Z}_2$ is only asserted positively in this map (in cells $\bar{X_1}\bar{X_2}$ and X_1X_2 for the former atom and cell $\bar{X}_1 X_2$ for the latter one), while the atom Z_1Z_2 is only asserted negatively (in cell $X_1\bar{X}_2$). By contrast, the atom Z_1Z_2 is neiter asserted positively or negatively in the map. The lack of any mixed assertion is equivalent to the condition demanded by Brown [4] for an honest translator i.e., one for which s is independent of X [5]. According to the VEKM "enlargement" rule [11,26,27], the VEKM in Fig. 6 might be read to yield any of the two solutions in (8). Alternatively, we note that, for an honest translator s is a disjunction of all positively asserted atoms and possibly any of the totally don't-care atoms [5], *i.e.*, s is given by

$$s = Z_1 \overline{Z}_2 \vee \overline{Z}_1 \overline{Z}_2 \vee d(Z_1 Z_2)$$

= $\overline{Z}_2 \vee d(Z_1)$, (13)

is agreement with (8).



 $h(\boldsymbol{X},\boldsymbol{Z})=0$

Fig. 4. The natural map for h(X, Z) needed in the second method in Section 2



 $t(X) = \overline{X}_1 \lor X_2$

Fig. 5. Conventional Karnaugh map for t(X) expressed by (3) in Section 2

	X ₁	
$Z_1 \bar{Z_2} \vee$	$d(\bar{Z}_1 \vee \bar{Z}_2)$	
d(1)		
$\bar{Z}_1 \bar{Z}_2 \vee$	$Z_1 \overline{Z}_2 \vee$	
<i>d</i> (1)	<i>d</i> (1)	

 $s(\mathbf{X}, \mathbf{Z}) = \overline{h}t \vee d(h)$

Fig. 6. Simplified natural map for s(X, Z) in Section 2

3. AN ASYMMETRIC EXAMPLE CIRCUIT

This example was used by Bell [3] to demonstrate the power of his method and show how it is applied when the number of elements of Z differs from that of X. In the current example, these two numbers are 5 and 4, respectively, while they were 2 and 2 in the example of Section 2. Again, there is no side inputs Y, and Z(X) is given by

$$Z_1(\boldsymbol{X}) = X_1, \tag{14a}$$

$$Z_2(X) = X_1 \bar{X}_4 \lor X_3 X_4,$$
(14b)

$$Z_{3}(\mathbf{X}) = \bar{X}_{1}(\bar{X}_{2}X_{4} \lor X_{2}X_{3}) \lor X_{1}(X_{2}\bar{X}_{4} \lor \bar{X}_{2}\bar{X}_{3})$$
(14c)

$$Z_4(X) = X_1 X_3 \vee X_4(X_1 \vee \bar{X}_2),$$
(14d)

$$Z_5(\mathbf{X}) = \bar{X}_4(X_1X_3 \lor X_2\bar{X}_3) \lor \bar{X}_1X_2X_3X_4, \quad (14e)$$

and the required single output for the overall network C is

$$t(\mathbf{X}) = \bar{X}_1 \bar{X}_2 \lor \bar{X}_3 (\bar{X}_1 \lor \bar{X}_2 \bar{X}_4 \lor X_2 X_4).$$
(15)

The information supplied by Z(X) in (14) is equivalent to a single Boolean equation of the form

$$g(\mathbf{X}, \mathbf{Z}) = \bigwedge_{i=1}^{5} (Z_i \odot Z_i(\mathbf{X})) = 1.$$
(16)

The function $g(\mathbf{X}, \mathbf{Z}): B_2^9 \to B_2$ is viewed as $g(\mathbf{X}):$ $B^4 \rightarrow B$, where $B = FB(Z_1, Z_2, Z_3, Z_4, Z_5)$ has 5 generators, $2^5 = 32$ atoms, and $2^{32} =$ 4,294,967,296 elements. The natural map for g(X) is shown in Fig. 7. An entry in the cell X of this map is an atom of B of the form $Z_1^{Z_1(X)} Z_2^{Z_2(X)}$ $Z_3^{Z_3(X)} Z_4^{Z_4(X)} Z_5^{Z_5(X)}$. Since $Z_1(X) = X_1$, the literal $Z_1^{Z_1(X)} = Z_1^{X_1}$ is Z_1 when $X_1 = 1$ and \overline{Z}_1 when $X_1 = 0$. For convenience, the map demonstrates the construction of $Z_3^{Z_3(X)}$ (as an example) by showing the loops of $Z_3(X)$ in (14c), so that $Z_3(X)$ appears as Z_3 inside these loops and as \overline{Z}_3 outside them. Out of the 32 atoms of *B*, the atom $Z_1 Z_2 \overline{Z}_3 Z_4 \overline{Z}_5$ has two appearances in Fig. 7, which are each appended by one of the orthonormal tags p_1 and \bar{p}_1 in Fig. 8, for the auxiliary function, while the atom $\bar{Z}_1 \bar{Z}_2 \bar{Z}_3 \bar{Z}_4 \bar{Z}_5$ has three appearances in Fig. 7, which are each ANDed with one of the orthonormal tags, p_2 , $\bar{p}_2 p_3$ and $\bar{p}_2\bar{p}_3$ in Fig. 8, where each of p_1 , p_2 and $p_3 \in B_2$ [6, 16]. There are 11 other atoms with a single appearance in Fig. 7, which are each tagged by (1) in Fig. 8, while the remaining 19 atoms do not appear at all in Fig. 7, and must be nullified as a consistency condition and further entered don't-care in the cells of Fig. 8. There are $2^{*}3 = 6$ particular solutions for X. Fig. 9 shows solutions for the X variables, their complements, and their products, culminating in a map for s = t where t is given by (15). Note that the three parameters p_1 , p_2 and p_3 disappeared from the final map for s, which makes S parametrically unique (albeit incompletely specified). The map for s in Fig. 9(l) is particularly covered by the two essential primeimplicant dotted loops $\bar{Z}_1 Z_4$ and $\bar{Z}_2 \bar{Z}_3$ (shown solid). To complete the coverage of s, either of the dotted non-essential loops $Z_1 \bar{Z}_4 \bar{Z}_5$ or $Z_2 \bar{Z}_4 \bar{Z}_5$ is needed. Hence, there are two minimal solutions of s.

$$s = \bar{Z}_1 Z_4 \vee \bar{Z}_2 \bar{Z}_3 \vee Z_1 \bar{Z}_4 \bar{Z}_5,$$
 (17a)

$$s = \bar{Z}_1 Z_4 \vee \bar{Z}_2 \bar{Z}_3 \vee Z_2 \bar{Z}_4 \bar{Z}_5,$$
(17b)

in agreement with the results of Bell [3].

Now, we consider the second method for this example. Fig. 10 represents the map for t(X) in

(15), while Fig. 11 utilises Fig. 7 (and its complement) together with Fig. 10 to produce a map for t(X, Z), which can be used to find a sneaky translator. However, we note that an honest translator is possible since none of the 32 atoms of $FB(Z_1, Z_2, Z_3, Z_4, Z_5)$ has a mixed assertion in Fig. 11. In fact, there are 6 atoms that are asserted positively, 7 atoms that are

asserted negatively, and 19 atoms asserted neither way. Hence *s* can be made an honest translator as a disjunction of the 6 positively asserted atoms and, possibly, any of the totally don't-care (non-asserted) atoms. This precisely expresses *s* by the map in Fig. 9(*l*), thereby recovering our earlier results.



Fig. 7. The natural map for g(X) in (16). Loops for $Z_3(X)$ are shown, inside which Z_3 appears and outside which \overline{Z}_3 appears





Fig. 8. The auxiliary function used to derive the parametric solutions of g(X) = 1 in Section 3

Rushdi and Ahmad; CJAST, 29(2): 1-15, 2018; Article no.CJAST.43728





















 \overline{X}_3 (*d*)



 \overline{X}_4 (f)



(*h*) X_2X_4

Rushdi and Ahmad; CJAST, 29(2): 1-15, 2018; Article no.CJAST.43728



(k) $\overline{X}_1 \overline{X}_2$





t(X)

Fig. 10. Conventional Karnaugh map for t(X) expressed by Equation (15) in Section 3

_			X	1	_
	$ \bar{Z}_1 \bar{Z}_2 \bar{Z}_3 \bar{Z}_4 \bar{Z}_5 \\ \vee d(1) $	$ \bar{Z}_1 \bar{Z}_2 \bar{Z}_3 \bar{Z}_4 Z_5 \\ \vee d(1) $	$ \begin{array}{c} d(\bar{Z}_1 \vee \bar{Z}_2 \vee \bar{Z}_3 \\ \vee Z_4 \vee \bar{Z}_5) \end{array} $	$Z_1 Z_2 Z_3 \bar{Z}_4 \bar{Z}_5$ $\lor d(1)$	
	$ \bar{Z}_1 \bar{Z}_2 Z_3 Z_4 \bar{Z}_5 \\ \vee d(1) $	$ \bar{Z}_1 \bar{Z}_2 \bar{Z}_3 \bar{Z}_4 \bar{Z}_5 \\ \vee d(1) $	$Z_1 \bar{Z}_2 \bar{Z}_3 Z_4 \bar{Z}_5$ $\vee d(1)$	$\begin{array}{c} d(\bar{Z}_1 \lor Z_2 \lor \bar{Z}_3 \\ \lor \bar{Z}_4 \lor Z_5) \end{array}$	
	$ \bar{Z}_1 Z_2 Z_3 Z_4 \bar{Z}_5 \\ \lor d(1) $	$ \begin{array}{c} d(Z_1 \vee \bar{Z}_2 \vee \bar{Z}_3 \\ \vee Z_4 \vee \bar{Z}_5) \end{array} $	$ \begin{array}{c} d(\bar{Z}_1 \lor \bar{Z}_2 \lor Z_3 \\ \lor \bar{Z}_4 \lor Z_5) \end{array} $	$ \begin{array}{c} d(\bar{Z}_1 \lor \bar{Z}_2 \lor Z_3 \\ \lor \bar{Z}_4 \lor Z_5) \end{array} $	
3	$ \bar{Z}_1 \bar{Z}_2 \bar{Z}_3 \bar{Z}_4 \bar{Z}_5 \\ \vee d(1) $	$ \begin{aligned} &d(Z_1 \lor Z_2 \lor \bar{Z}_3 \\ &\lor Z_4 \lor Z_5) \end{aligned} $	$ \begin{array}{c} d(\bar{Z}_1 \vee \bar{Z}_2 \vee \bar{Z}_3 \\ \vee \bar{Z}_4 \vee \bar{Z}_5) \end{array} $	$ \begin{array}{c} d(\bar{Z}_1 \lor \bar{Z}_2 \lor Z_3 \\ \lor \bar{Z}_4 \lor \bar{Z}_5) \end{array} $	
		X	/		_

 $s(\mathbf{X}, \mathbf{Z}) = tg \lor d(\bar{g})$

Fig. 11. Natural map for s(X, Z) in Section 3

4. A CIRCUIT EXAMPLE WITH SIDE INPUT

This example was solved earlier by Ledley [2] and Brown [4] and differs from the earlier two examples, since it has side inputs Y. The example is specified by:

$$t(\mathbf{X}, \mathbf{Y}) = X_1 X_2 \lor Y_1 \bar{X}_2 X_3 \lor Y_2 (X_1 \bar{X}_3 \lor X_2), \quad (18)$$

$$Z(X) = \begin{bmatrix} X_1 \bar{X}_2 \lor \bar{X}_1 X_3 \\ \bar{X}_1 X_2 \lor X_1 \bar{X}_3 \\ X_1 X_2 \lor \bar{X}_2 X_3 \end{bmatrix}.$$
 (19)

We rewrite (19) in equational form as

$$g(\mathbf{X}, \mathbf{Z}) = (Z_1 \odot (X_1 \overline{X}_2 \lor \overline{X}_1 X_3))(Z_2 \odot (\overline{X}_1 X_2 \lor X_1 \overline{X}_3))(Z_3 \odot (X_1 X_2 \lor \overline{X}_2 X_3)) = 1$$
(20)

and proceed to solve it for *X* in terms of *Z*. In Figs (12a)-(12c), we draw maps of the factors in (19), and then AND them cell-wise to draw the natural map of *g* as a function of *X* over the big Boolean algebra $FB(Z_1, Z_2, Z_3)$. Fig. 12(d) shows that four atoms of $FB(Z_1, Z_2, Z_3)$, namely $\overline{Z_1}\overline{Z_2}\overline{Z_3}$, $\overline{Z_1}Z_2\overline{Z_3}$, $\overline{Z_1}Z_2Z_3$, and $\overline{Z_1}\overline{Z_2}Z_3$ appear once each, and two atoms, *viz.*, $Z_1\overline{Z_2}Z_3$, and $Z_1\overline{Z_2}\overline{Z_3}$ appear twice each, while the remaining two atoms $(Z_1Z_2Z_3, \text{ and } Z_1\overline{Z_2}\overline{Z_3})$ never appear. This means that the consistency condition is

$$Z_1 Z_2 Z_3 \vee Z_1 \bar{Z}_2 \bar{Z}_3 = 0, \tag{21}$$

and the number of particular solutions subject to that condition is $(1)^{4*}(2)^2 = 4$. The auxiliary function G(X, p) is shown in Fig. 13 where we used a parameter p_1 to create orthonormal tags $\{p_1, \bar{p}_1\}$ for the atom $Z_1 Z_2 \bar{Z}_3$, and an independent parameter p_2 to create orthonormal tags $\{p_2, \bar{p}_2\}$ for the atom $Z_1 \bar{Z}_2 Z_3$. From Fig. 13, we obtain the following expressions for the *X* variables and some of their complements

$$\begin{aligned} X_1 &= \bar{Z}_1 Z_3 \lor \quad Z_1 Z_2 \bar{Z}_3 \bar{p}_1 \lor \quad Z_1 \bar{Z}_2 Z_3 p_2 \lor d(Z_1 Z_2 Z_3 \lor Z_1 \bar{Z}_2 \bar{Z}_3), \end{aligned} \tag{22a}$$

$$X_{3} = \bar{Z}_{2}Z_{3} \vee Z_{1}Z_{2}\bar{Z}_{3}p_{1} \vee d(Z_{1}Z_{2}Z_{3} \vee Z_{1}\bar{Z}_{2}\bar{Z}_{3}),$$
(22c)

$$\bar{X}_2 = \bar{Z}_1 \bar{Z}_2 \bar{Z}_3 \lor Z_1 Z_2 \bar{Z}_3 \bar{p}_1 \lor Z_1 \bar{Z}_2 Z_3 \lor d(Z_1 Z_2 Z_3 \lor Z_1 \bar{Z}_2 \bar{Z}_3),$$
(22d)

$$\bar{X}_3 = \bar{Z}_1 \bar{Z}_3 \lor \qquad \bar{Z}_1 Z_2 \lor \qquad Z_1 Z_2 \bar{Z}_3 \bar{p}_1 \lor d(Z_1 Z_2 Z_3 \lor Z_1 \bar{Z}_2 \bar{Z}_3).$$
(22e)

Finally, t(X, Y) in (18) is replaced by s(Z, Y), using intelligent multiplication [28-34]

$$s(\mathbf{Z}, \mathbf{Y}) = \bar{Z}_1 Z_3 \lor Y_1 Z_1 \bar{Z}_2 Z_3 \lor Y_2 (\bar{Z}_1 Z_2 \lor Z_2 \bar{Z}_3) \lor d(Z_1 Z_2 Z_3 \lor Z_1 \bar{Z}_2 \bar{Z}_3)$$
(23)



Ž	$\overline{X}_1 X_2$	X	1	
\bar{Z}_2	Z ₂	Z2	Z ₂	$X_1 \overline{X}_3$
$ar{Z}_2$	Z ₂	\bar{Z}_2	\bar{Z}_2	X ₃
	X ₂			

B) $Z_2 \odot Z_2(X) = Z_2 \odot (\overline{X}_1 X_2 \lor X_1 \overline{X}_3)$



C)
$$Z_3 \odot Z_3(X) = Z_3 \odot (X_1 X_2 \lor \overline{X}_2 X_3)$$

		X	1]
$ar{Z}_1 ar{Z}_2 ar{Z}_3$	$\bar{Z}_1 Z_2 \bar{Z}_3$	$\bar{Z}_1 Z_2 Z_3$	$Z_1 Z_2 \overline{Z}_3$	
$Z_1 \overline{Z}_2 Z_3$	$Z_1 Z_2 \overline{Z}_3$	$ar{Z_1}ar{Z_2}Z_3$	$Z_1 \overline{Z}_2 Z_3$	
X ₂				



Fig. 12. Gradual derivation of the natural map of g(X) of in Section 4

Rushdi and Ahmad; CJAST, 29(2): 1-15, 2018; Article no.CJAST.43728

		X	51	
$\overline{\bar{Z}_1 \bar{Z}_2 \bar{Z}_3(1)}$	$\bar{Z}_1 Z_2 \bar{Z}_3(1)$	$\bar{Z}_1 Z_2 Z_3(1) \vee$	$Z_1 Z_2 \bar{Z}_3(\bar{p}_1)$	
$\vee d(Z_1Z_2Z_3)$	$\vee d(Z_1Z_2Z_3)$	$d(Z_1Z_2Z_3 \vee$	$\vee d(Z_1Z_2Z_3)$	
$\vee Z_1 \overline{Z}_2 \overline{Z}_3)$	$\vee Z_1 \bar{Z}_2 \bar{Z}_3)$	$Z_1 \overline{Z}_2 \overline{Z}_3)$	$\vee Z_1 \bar{Z}_2 \bar{Z}_3)$	
$\overline{Z_1 \overline{Z}_2 Z_3 \left(\overline{p}_2 \right) \vee}$	$Z_1Z_2\overline{Z}_3(p_1)$ V	$ar{Z_1}ar{Z_2}Z_3(1)$ V	$Z_1 \bar{Z}_2 Z_3(p_2) \vee$	
$d(Z_1Z_2Z_3 \vee$	$d(Z_1Z_2Z_3 \vee$	$d(Z_1Z_2Z_3 \vee$	$d(Z_1Z_2Z_3 \vee$	X
$Z_1 \overline{Z}_2 \overline{Z}_3)$	$Z_1\overline{Z}_2\overline{Z}_3)$	$Z_1 \overline{Z}_2 \overline{Z}_3)$	$Z_1 \overline{Z}_2 \overline{Z}_3)$	
<u> </u>				



Fig. 13. The auxiliary function needed in Section 4

The function s(Z, Y) is represented by the VEKM of Fig. 14, which can be read to yield the minimal expression (obtained earlier by Brown [4])

$$s(\mathbf{Z}, \mathbf{Y}) = \bar{Z}_1 Z_3 \vee Y_1 Z_3 \vee Y_2 Z_2.$$
(24)

Fig. 14 can also be used to verify the nonminimal solution obtained by Ledley [2]

$$s(\mathbf{Z}, \mathbf{Y}) = \bar{Z}_1 Z_3 \lor Y_1 Z_1 \bar{Z}_2 \lor Y_2 Z_2 \bar{Z}_3.$$
(25)

Now, we consider the second method for this example. Fig. 15 represents a VEKM for t(X, Y) in (18). When one utilises Fig. 12(d) (and its complement) to produce a representation of $s = tg \lor d(\bar{g})$, Fig. 16 is simply obtained.





Fig. 14. A VEKM representation for s(Z, Y) in Section 4



t(X, Y)

Fig. 15. A VEKM representing t(X, Y) in (18) of Section 4



 $s(\mathbf{X}, \mathbf{Y}, \mathbf{Z}) = tg \lor d(\bar{g})$

Fig. 16. A VEKM representing s(X, Y, Z) in Section 4

With s(X, Y, Z) viewed as $s(X): B^3 \rightarrow B$, where $B = FB(Z_1, Z_2, Z_3, Y_1, Y_2)$ has 32 atoms. Again, none of these atoms (which can be viewed as the cell products of the 5-variable Karnaugh map in Fig. 17 has a mixed assertion. In fact, we are forced to enter a single entry of 1 in 14 cells of the map in Fig. 17, to enter a unique 0 entry in 10

cells of that map, and to leave 8 cells intact (presumably don't-cares). This means that s(X, Y, Z) can be represented by the map in Fig. 17 as s(Z, Y) independently of X, and it has the minimal coverage depicted by the three loops in Fig. 17 which corresponds to the expression (24).



 $s(\mathbf{Z}, \mathbf{Y})$

Fig. 17. A 5-variable Karnaugh map for admitting a representation of s(X, Y, Z) that is independent of *X*

	Boolean-equation solving	Input-domain constraining
Scope	A general-purpose technique	A special-purpose technique
Utility	Useful for a wide variety of	Particularly tailored to the
	applications including the Type-	Type-2 problem
	2 and Type-3 problems	
Efficiency	Relatively less efficient as it	Relatively more efficient as it
	produces parameters that	does not include any
	ultimately disappear	unwarranted steps
Potential as a replacement to	A good replacement due to its	A good replacement due to
the conventional method	simplicity, insightfulness, and	its simplicity, insightfulness,
	generality	and speed

 Table 1. Comparison of the methods of Boolean-equation solving and input-domain constraining

5. DISCUSSION

This paper is a part of our own consolidated effort to modernise certain techniques for handling fundamental problems of digital circuit design. These efforts are just a modest supplement to extensive efforts by the digitaldesign community [35-48]. We devote this paper to handling what is called Type-2 problems, with our sister publication [6] dedicated to Type-3 problems. While our treatment of Type-3 problems in [6] relied solely on equation-solving in big Boolean algebras, we considered herein a similar treatment for Type-2 problems, but we exposed it in comparison with another method [5] that adapts the input-domain constraining technique via utilisation of variable-entered Karnaugh map (VEKMs) together with modern don't-care notation. Our method used in [6] as well as our two methods employed herein outperform the conventional method both in speed and clarity. Our main concern herein is to decide which of our two novel competing methods in preferable. The answer seems to be a matter of personal taste, convenience, and relative experience. There is definitely some similarity, interaction, and conceptual relationship between the two methods. We note that the Boolean-equation-solving method produces parametric solutions that lead to several parametric solutions expressed in terms of a few However, these parameters. parameters disappeared later in the final stage of problem solving. Therefore, the Boolean-equation-solving method seems to involve certain unwarranted steps that might be possibly skipped. However, its utility is not restricted to type-2 problems, since it handles type-3 problems (and many other problems) as well. In all the examples worked out herein, the two methods obtained exactly the same answers. These answers agreed with (or occasionally were more compact

than) answers obtained conventionally. Table 1 summarises our comparison of the two methods of Boolean-equation solving and input-domain constraining.

6. CONCLUSIONS

This paper exposed, illustrated, and compared the two methods of Boolean-equation solving and input-domain constraining, which are novel methods for handling Type-2 problems of digital circuit design. The paper demonstrated the superiority of these two methods to (as well as agreement with) the old conventional method. Three typical classical examples are presented, for which known conventional solutions are somewhat tedious and cumbersome, while the modern solutions presented herein are simple and insightful. Throughout these examples, the Karnaugh map is effectively utilised, either in its conventional version or in its variable-entered version.

COMPETING INTERESTS

Authors have declared that no competing interests exist.

REFERENCES

- Ledley RS. Boolean matrix equations in digital circuit design. IRE Transactions on Electronic Computers. 1959;EC-8(6):131-139.
- Ledley RS. Digital computer and control engineering. McGraw-Hill, New York, NY, USA; 1960.
- 3. Bell NR. A map method for the teaching of the fundamental concepts of compoundinput logic circuits. IEEE Transactions on Education. 1968;11(3):173-177.

- Brown FM. The constrained-input problem. IEEE Transactions on Computers. 1975; C-24(1):102-106.
- Rushdi AMA. Handling generalized type-2 problems of digital circuit design via the variable-entered Karnaugh map. International Journal of Mathematical, Engineering and Management Sciences (IJMEMS). 2018;3(4).
- Rushdi AMA, Ahmad W. Digital circuit design utilizing equation solving over 'big' Boolean equations. International Journal of Mathematical, Engineering and Management Sciences (IJMEMS). 2018;3(4).
- Brown FM. On the suppression of variables in Boolean equations. Discrete Applied Mathematics. 2011;159(5):255-258.
- Rushdi AMA, Ahmad W. Satisfiability in 'big' Boolean algebras via Booleanequation solving. Journal of King Abdulaziz University: Engineering Sciences. 2016; 28(1):3-18.
- Rushdi AMA, Ahmad W. A novel method for compact listing of all particular solutions of a system of Boolean equations. British Journal of Mathematics & Computer Science. 2017;22(6):1-18.
- Reusch B. Generation of prime implicants from subfunctions and a unifying approach to the covering problem. IEEE Transactions on Computers. 1975;100(9):924-930.
- 11. Rushdi AM. Improved variable-entered Karnaugh map procedures. Computer and Electrical Engineering. 1987;13(1):41-52.
- Rushdi AM. Using variable-entered Karnaugh maps to solve Boolean equations. International Journal of Computer Mathematics. 2001;78(1):23-38.
- Rushdi AM. Efficient solution of Boolean equations using variable-entered Karnaugh maps. Journal of King Abdulaziz University: Engineering Sciences. 2004;15(1):105-121.
- 14. Rushdi AMA, Albarakati HM. Prominent classes of the most general subsumptive solutions of Boolean equations. Information Sciences. 2014;281:53-65.
- Rushdi AM, Amashah MH. Parametric general solutions of Boolean equations via variable-entered Karnaugh maps. Journal of Qassim University: Engineering and Computer Sciences. 2010;3(1):59-71.
- 16. Rushdi AM, Amashah MH. Using variable– entered Karnaugh maps to produce compact parametric general solutions of Boolean equations. International Journal of

Computer Mathematics. 2011;88(15):3136-3149.

- Rushdi AM. A comparison of algebraic and map methods for solving general Boolean equations. Journal of Qassim University: Engineering and Computer Sciences. 2012;5(2):147-173.
- Rushdi AM, Amashah MH. Purelyalgebraic versus VEKM methods for solving big Boolean equations. Journal of King Abdulaziz University: Engineering Sciences. 2012;23(2):75-85.
- 19. Rushdi AMA, Albarakati HM. Construction of general subsumptive solutions of Boolean equations via complete-sum derivation. Journal of Mathematics and Statistics. 2014;10(2):155-168.
- Rushdi AMA, Al-Qwasmi M. Formal derivation of a particular input of a single AND (OR) gate in terms of its output and other inputs. Journal of King Abdulaziz University: Engineering Sciences. 2016; 26(2):51-62.
- 21. Rushdi AM, Zagzoog SS. Design of a digital circuit for integer factorization via solving the inverse problem of logic. Journal of Advances in Mathematics and Computer Science. 2018;26(3):1-14.
- 22. Rushdi AM, Zagzoog SS. Derivation of all particular solutions of a 'big' Boolean equation with applications in digital design. Current Journal of Applied Science and Technology. 2018;27(3):1-16.
- 23. Rushdi AM, Zagzoog SS, Balamesh AS. Design of a hardware circuit for integer factorization using a big Boolean algebra. Journal of Advances in Mathematics and Computer Science. 2018;27(1):1-25.
- Ahmad W, Rushdi AMA. A new cryptographic scheme utilizing the difficulty of big Boolean satisfiability. International Journal of Mathematical, Engineering and Management Sciences (IJMEMS). 2018; 3(1):47-61.
- 25. Rushdi AM, Balamesh AS. On the relation between Boolean curve fitting and the inverse problem of Boolean equations. Journal of King Abdulaziz University: Engineering Sciences. 2018;28(2):3-9.
- 26. Rushdi AM, Al-Yahya HA. A Boolean minimization procedure using the variableentered Karnaugh map and the generalized consensus concept. International Journal of Electronics. 2000;87(7):769-794.
- 27. Rushdi AM, Al-Yahya HA. Further improved variable-entered Karnaugh map

procedures for obtaining the irredundant forms of an incompletely-specified switching function. Journal of King Abdulaziz University: Engineering Sciences. 2001;13(1):111-152.

- 28. Brown FM. Boolean reasoning, the logic of Boolean equations. Kluwer Academic Publisher, Boston, MA, USA; 1990.
- 29. Rushdi AM, Al-Yahya HA. Derivation of the complete sum of a switching function with the aid of the variable-entered Karnaugh map. Journal of King Saud University: Engineering Sciences. 2001;13(2):239-269.
- Rushdi AM, Rushdi MA. Switchingalgebraic analysis of system reliability, Chapter 6 in Ram, M. and Davim, P. (Editors), Advances in Reliability and System Engineering, Springer, Cham, Switzerland. 2017;139-161.
- Rushdi AMA, Ahmad W. Finding all solutions of the Boolean satisfiability problem, if any, via Boolean-equation solving. Journal of King Abdulaziz University: Engineering Sciences. 2017; 27(1):19-34.
- Ahmad W, Rushdi AMA. A novel minimization method for sensor deployment via heuristic 2-sat solution. Sir Syed University Research Journal of Engineering & Technology. 2017;7(1):1-7.
- Rushdi RA, Rushdi AM. Karnaugh-map utility in medical studies: The case of fetal malnutrition. International Journal of Mathematical, Engineering and Management Sciences (IJMEMS). 2018;3(3):220-244.
- Rushdi MA, Rushdi AM, Zarouan M, Ahmad W. Satisfiability in intuitionistic fuzzy logic with realistic tautology. Kuwait Journal of Science (KJS). 2018;45(2):15-21.
- 35. Wang H. Circuit synthesis by solving sequential Boolean equations. Mathematical Logic Quarterly. 1959; 5(14-24):291-322.
- Brown FM. Equational logic. IEEE Transactions on Computers. 1974; C-23(12):1228-1237.

- Brown FM. Weighted realizations of switching functions. IEEE Transactions on Computers. 1975;C-24(12):1217-1221.
- Brown FM. Equational realizations of switching functions. IEEE Transactions on Computers. 1975;C-24(11):1054-1066.
- 39. Wang Y, McCrosky C. Solving Boolean equations using ROSOP forms. IEEE Transactions on Computers. 1998;47(2): 171-177.
- Rushdi AM, Ba-Rukab OM. Low-cost design of multiple-output switching circuits using map solutions of Boolean equations. Umm AL-Qura University Journal: Science Medicine & Engineering. 2003;15(2):59-79.
- 41. Navabi Z. Digital design and implementation with field programmable devices. Springer Science & Business Media; 2004.
- 42. Nedjah N, de Macedo Mourelle L. A comparison of two circuit representations for evolutionary digital circuit design. In International Conference on Industrial, Engineering and Other Applications of Applied Intelligent Systems. Springer, Berlin, Heidelberg. 2004;594-604).
- Katz RH, Borriello G. Contemporary logic design, Second Edition, Pearson Education, Upper Saddle River, New Jersey, USA; 2005.
- Horowitz M, Stark D, Alon E. Digital circuit design trends. IEEE Journal of Solid-State Circuits. 2008;43(4):757-761.
- 45. Horowitz M, Stark D, Alon E. Digital circuit design trends. IEEE Journal of Solid-State Circuits. 2008;43(4):757-761.
- Fakhfakh M, Tlelo-Cuautle E, Siarry P, (Eds.). Computational intelligence in digital and network designs and applications. Springer International Publishing; 2015.
- 47. Llorente C. Outcome-based approach in teaching digital systems design for undergraduate computer and electronics engineering programs. Journal of Tele-communication, Electronic and Computer Engineering (JTEC). 2017;9(2-8):113-118.
- Donzellini G, Oneto L, Ponta D, Anguita D. Combinational network design. In Introduction to Digital Systems Design. Springer, Cham. 2019;33-78.

© 2018 Rushdi and Ahmad; This is an Open Access article distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/4.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

> Peer-review history: The peer review history for this paper can be accessed here: http://www.sciencedomain.org/review-history/26341